

# IXP12DE Intel® IXP1200 Network Processor Development Environment

[developer.intel.com/  
design/network](http://developer.intel.com/design/network)

## Product Highlights

### IXP12DE Network Processor Development Environment


- Microengine programming and simulation environment
- Intel® StrongARM® processor simulation environment
- Integrated linker, loader, assembler, and debugger
- Integrated cycle- and data-accurate simulator of the IXP1200 Network Processor
- Windows NT® GUI
- Supports IXP12EB Evaluation Kit

### Software Libraries

- Hardware Debug
- Route and Bridge Table Managers
- Device Drivers
- Sample Boot Code and Diagnostics

### IX Bus Design Tools

- IBIS Models
- IX Bus Design Guide
- Verilog Models for the IXF440, IXF1002 and IXB3208 IX Bus peripheral chips (optional)



IXP12DE provides a comprehensive software-based development environment that developers can use to quickly build custom network processor-based applications and value-added features. Examples include Quality of Service (QoS) and advanced security applications that support the convergence of voice and data, in addition to LAN/WAN technologies.

One of the most significant attributes of the IXP1200 Network Processor is its ease of programmability. This promotes software-based product differentiation that can help minimize cost of ownership, shrink time-to-market, reduce development costs, and extend the life of network and telecommunications products.

## Product Overview

### IXP1200 Network Processor Family

Intel's IXP1200 – the first true network processor – is the cornerstone of the Intel® Internet Exchange™ (IX) architecture. The IXP1200 Network Processor combines the best attributes of a custom network ASIC and an embedded microprocessor. It is the first device to combine an embedded microprocessor core with six multiple, scalable microengines. This highly integrated processor helps deliver the flexible programmability to satisfy rapidly changing requirements, together with high data-rate performance.

The IXP12DE Network Processor Development Environment is part of the growing family of products for the IXP1200 Network Processor, providing a feature-rich workbench that enables the fast time-to market development of networking products.

When used with IXP12EB Evaluation Kit, the

## Programming the IXP1200

By programming the IXP1200 Network Processor, developers can replace many functions that previously required time-consuming development in ASICs.

The IXP1200 Network Processor integrates six programmable, multithreaded microengines, each supporting four independent execution threads. The IXP12DE development environment provides an integrated, easy-to-use workbench for the efficient development of applications for both the Network Processor's Intel StrongARM core and the microengines. A user-friendly graphical user interface (GUI) simplifies writing, assembling, and optimizing symbolic microcode and facilitates the task of building, simulating, and debugging custom IXP1200 Network Processor configurations.



## IXP1200 Microengines Instruction Set

This microcode is specifically designed for network data traffic. It provides an optimal level of abstraction for hardware control and software programming to speed the development of feature-rich and highly differentiated network equipment. Additional features, such as automatically assigning symbolic variables, or instructing the assembler to perform hardware optimization, are ideal for shortening product development cycles.

Name	Description
<b>ARITHMETIC, ROTATE, AND SHIFT INSTRUCTIONS</b>	
ALU	Perform ALU Operation
ALU_SHF	Perform ALU and shift operation
DBL_SHIFT	Join 2 longwords, shift, save longword
<b>BRANCH AND JUMP INSTRUCTIONS</b>	
BR, BR=0, BR!=0	Branch on condition code
BR>0, BR<0	Branch on condition code
BR>=0, BR<=0	Branch on condition code
BR=count, BR!=count	Branch on condition code
BR_BSET, BR_BCLR	Branch on bit set or bit clear
BR=BYTE, BR!=BYTE	Branch on byte equal
BR=CTX, BR!=CTX	Branch on current context
BR_INP_STATE	Branch on event state
BR_ISIGNAL	Branch if signal disasserted
JUMP	Jump to label
RTN	Return from branch or jump
<b>READ/WRITE INSTRUCTIONS</b>	
CSR	Reference a control/status signal
FAST_WR	Write immediate data to CSRs
LOCAL_CSR_RD	Read CSR
LOCAL_CSR_WR	Write CSR
R_FIFO_RD	Read the receive FIFO buffer

Name	Description
<b>ARITHMETIC, ROTATE, AND SHIFT INSTRUCTIONS</b>	
T_FIFO_WR	Write to transmit FIFO buffer
PCI_DMA	Issue to PCI unit
SCRATCH	Read/write scratchpad RAM
SDRAM	Read/write SDRAM
SRAM	Read/write SRAM
<b>LOCAL REGISTER INSTRUCTIONS</b>	
FIND_BSET	Find first bit set in any 16-bit reg field
FIND_BSET_WITH_MASK	Find first bit set with mask
IMMED	Load immediate word, sign-extend, shift
IMMED_B0,IMMED_B1	Load immediate byte to a field
IMMED_B2,IMMED_B3	Load immediate byte to a field
IMMED_W0,IMMED_W1	Load immediate word to a field
LD_FIELD	Load byte(s) into specified field(s)
LD_FIELD_W_CLR	Load byte(s) into specified field(s)
LOAD_ADDR	Load instruction address
LOAD_BSET_RESULT1	Load result of FIND_BSET instruction
LOAD_BSET_RESULT2	Load result of FIND_BSET_MASK
<b>MISCELLANEOUS INSTRUCTIONS</b>	
CTX_ARB	Swap contexts and wake on event
HASHx_48	Perform 48-bit hash(x=1,2,3)
HASHx_64	Perform 64-bit hash(x=1,2,3)
NOP	No operation

## Packet Forwarding: Application Examples

The IXP12DE includes an example application code that demonstrates Layer 2 and Layer 3 bridging and routing, in three configurations. The reference design features generic scheduling and queuing mechanisms that can be readily extended or adapted to other protocols. Intel makes this microcode freely available to developers to promote a greater understanding of programming the IXP1200 Network Processor.

**Example code configurations:**

- 12-port 100 Mbps Fast Ethernet
- 16-port 100 Mbps Fast Ethernet
- 1-port 1 Gbps Fast Ethernet

## IXP12DE Workbench

**Features of the workbench include:**

- Set Breakpoints
- Go/Go To/Step Navigation
- Data Watch Window
- Thread History Window
- Command Line Window
- Performance Statistics
- Save and Restore Simulation Session
- Memory Modify History

## Building New Internet Applications

The IXP1200 Network Processor provides the scalable performance and programmability for designing a wide variety of intelligent, upgradable network and telecommunications equipment. Enterprise, access, and service provider/carrier applications that can benefit from this versatility include multi-service switches, routers and aggregation platforms; VPN, firewall and intrusion detection systems; VoIP gateways; and web switch appliances.

## Feature-Rich Development Environment

### FEATURES

### BENEFITS

<b>Portable Operating System Application Programming Interface (API)</b>	Most of the IXP1200 Network Processor Application subsystems and libraries utilize ANSI C/C++ libraries. However, the few non-portable calls used are layered and isolated in a common library – common.lib – consisting of semaphores, threads, and system timer calls. This eases the task of porting subsystems and libraries to another operating system
<b>IXP1200 HAL</b>	Provides chip CSR memory mappings, timer interfaces, and board memory mappings
<b>Microcode Loader</b>	Loads microcode images, created by the microcode ucl linker, to the appropriate microengines
<b>Microengine Debug Library</b>	Enables debugging of non-StrongARM portions of the IXP1200 Network Processor
<b>Communication Drivers</b>	Allows hardware to communicate to the Network Processor workbench over RS232 serial lines and Ethernet
<b>Microengine Driver</b>	Handles communication between microprocessor core and microengines
<b>PCI Device Driver</b>	Enables communication with PCI devices
<b>IX Bus Device Drivers</b>	Manages devices on the IX Bus
<b>Remote Access RPC</b>	Implements standard Sun RPC
<b>Library Dispatch</b>	Converts inter-processor messages to and from application library function calls
<b>Message Queue</b>	Manages synchronous communications between system software and threads
<b>Service Libraries</b>	Enable an application to call microengine service routines, such as load hash multiplier, hash operation, scatter/gather and memory operation
<b>Foreign Model Interface</b>	Can interface to Verilog or VHDL environments
<b>Example Network Application Code</b>	Includes route table manager, bridge table manager, and initialization sequence to bring up actual hardware

## A New Approach to Development

The Intel IX Architecture is a comprehensive family of feature-rich silicon and software building blocks and tools that accelerates development of powerful, flexible network and communications products. The cornerstone of the Intel Internet Exchange Architecture is the Intel IXP1200 network processor—which combines the performance and programmability to develop intelligent, differentiated network solutions—at the speed of Internet growth.

For more information on the family of network processor products, please visit <http://developer.intel.com/design/network>.

## Intel Access

Developer's Site	<a href="http://developer.intel.com/">http://developer.intel.com/</a>
Networking Components Home Page	<a href="http://developer.intel.com/design/network">http://developer.intel.com/design/network</a>
Other Intel Support: Intel Literature Center	<a href="http://developer.intel.com/design/litcentr/">http://developer.intel.com/design/litcentr/</a> (800) 548-4725 7 a.m. to 7 p.m. CST (U.S. and Canada) International locations please contact your local sales office.
General Information Hotline	(800) 628-8686 or (916) 356-3104 5 a.m. to 5 p.m. PST

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

\*Other brands and names are the property of their respective owners.



For more information, visit the Intel Web site at: [developer.intel.com](http://developer.intel.com)

**UNITED STATES AND CANADA**  
Intel Corporation  
Robert Noyce Bldg.  
2200 Mission College Blvd.  
P.O. Box 58119  
Santa Clara, CA 95052-8119  
USA

**EUROPE**  
Intel Corporation (UK) Ltd.  
Pipers Way  
Swindon  
Wiltshire SN3 1RJ  
UK

**ASIA-PACIFIC**  
Intel Semiconductor Ltd.  
32/F Two Pacific Place  
88 Queensway, Central  
Hong Kong, SAR

**JAPAN**  
Intel Kabushiki Kaisha  
P.O. Box 115 Tsukuba-gakuen  
5-6 Tokodai, Tsukuba-shi  
Ibaraki-ken 305  
Japan

**SOUTH AMERICA**  
Intel Semicondutores do Brasil  
Rue Florida, 1703-2 and CJ22  
CEP 04565-001 Sao Paulo-SP  
Brazil